| 
UCLA Engineering professor Kang Wang, new director
of the Western Institute of Nanoelectronics.
Photo credit: I. Fertik
UCLA Engineering,
UCSB, UCB and Stanford Join to Establish Western Institute of
Nanoelectronics
Institute brings together
best interdisciplinary talents in nanoelectronics worldwide; collaboration
is among world’s largest spintronics efforts
The UCLA Henry Samueli School of Engineering and
Applied Science; the University of California, Santa Barbara;
the University of California, Berkeley; and Stanford are teaming
up to launch what will be one of the world’s largest joint
research programs focusing on the pioneering technology called
“spintronics.”
The Western Institute of Nanoelectronics’
headquarters will be located at UCLA Engineering, with scientific
and technical responsibility distributed across all four campuses.
UCLA Engineering professor Kang Wang will serve
as the director of the institute, working closely with professors
David Awschalom at UC Santa Barbara, Jeff Bokor at UC Berkeley
and Philip Wong at Stanford. All of the nearly 30 eminent researchers
taking part in the institute will explore critically needed innovations
in semiconductor technology. The program will be co-managed by
the four participating campuses and semiconductor industry sponsors,
with nearly 10 researchers from semiconductor companies working
with the students and faculty on all of the university campuses.
This close collaboration, with research and responsibilities shared
by four campuses and six industry sponsors, represents an innovative
model for cooperative research.
“With this new institute, we are talking
about an unprecedented opportunity to help define a technology
that can exploit the idiosyncrasies of the quantum world to provide
key improvements over existing technologies,” Wang said.
“As rapid progress in the miniaturization of semiconductor
electronic devices leads toward chip features smaller than 65
nanometers in size, researchers have had to begin exploring new
ways to make electronics more efficient. Simply put, today’s
devices, which are based on complementary metal oxide semiconductor
standards, or CMOS, can’t get much smaller and still function
properly and effectively. That’s where spintronics comes
in.”
The Western Institute of Nanoelectronics has been
organized to leverage what are now considered the best interdisciplinary
talents in the field of nanoelectronics in the world. The institute’s
mission is to explore and develop advanced research devices, circuits
and nanosystems with performance beyond conventional devices,
which are based on the current industry standard, complementary
metal oxide semiconductors.
“UCLA prides itself on research discoveries
that enhance the quality of life, so we’re especially pleased
to host the Western Institute of Nanoelectronics,” UCLA
Chancellor Albert Carnesale said. “This program will build
on UCLA’s interdisciplinary approach and the strengths of
the Henry Samueli School of Engineering and UCLA’s California
NanoSystems Institute to create knowledge and benefit the economy
and society.”
“We’re delighted to be a leader in
this important joint effort, and to establish the Western Institute
of Nanoelectronics here at UCLA Engineering,” Dean Vijay
K. Dhir said. “Nanotechnology is one of the critical areas
in which we must make new strides if our country is to remain
a competitor in the semiconductor industry.”
Ranked among the top 10 engineering schools among
public universities nationwide, the UCLA Henry Samueli School
of Engineering and Applied Science is home to six multimillion
dollar interdisciplinary research centers in space exploration,
wireless sensor systems, nanomanufacturing and defense technologies,
funded by top national and professional agencies.
Spintronics relies on the spin of an electron
to carry information, and holds promise in minimizing power consumption
for next-generation electronics. Information-processing technology
has relied so far on charge-based devices, ranging from vacuum
tubes to million transistor microchips. Conventional electronic
devices simply move these electric charges around, ignoring the
spin that tags along for the ride on each electron. Spintronics
aims to put that extra spin action to work — effectively
corralling electrons into one smooth reactive chain of motion.
The Western Institute of Nanoelectronics is being
established with starting grants of $18.2 million: an industrial
support total of $14.38 million and a matching $3.84 million UC
Discovery Grant from the Industry-University Cooperative Research
Program, which seeks to strengthen California’s research-and-development
economy in partnership with California research and development
companies. The $18.2 million includes $2.38 million from a Nanoelectronics
Research Initiative grant funded by six major semiconductor companies
— Intel, IBM, Texas Instruments, AMD, Freescale and MICRON.
The amount also includes an additional Intel grant of $2 million.
The institute also will receive a separate $10 million equipment
grant from Intel. These grants will ensure that long-range research
is properly resourced to address the needs for semiconductor technologies
beyond complementary metal oxide semiconductors. Funds will be
distributed over a four-year period. Infrastructure and personnel
support from the participating universities are estimated to exceed
$200 million.
Hans Coufal, director of the Nanoelectronics Research
Corp., which has been chartered to implement the Nanoelectronics
Research Initiative, said, “The participating companies
are delighted to closely engage with some of the best scientists
in this field and to provide support for their research towards
the common objective, to extend Moore’s Law for many more
years to come.”
(Gordon Moore, one of Intel’s founders,
predicted in 1965 that innovative research would allow for a doubling
of the number of transistors in a given space every year. In 1975,
he adjusted this prediction to a doubling every two years.)
A portion of the Western Institute of Nanoelectronics
will be housed in a new 3,000 square foot laboratory within the
brand-new California NanoSystems Institute building currently
under construction on UCLA’s Court of Sciences, strategically
located amid UCLA’s life and physical sciences, engineering,
and medicine disciplines.
The Western Institute of Nanoelectronics also
will use new infrastructures and laboratories of all the participating
universities, including the California NanoSystems Institute of
UCLA and UC Santa Barbara, the Center for Information Technology
Research in the Interest of Society of UC Berkeley, and the National
Nanotechnology Infrastructure Network of Stanford University.
Intel fellow Paolo Gargini, director of technology
strategy and chair of the Nanoelectronics Research Initiative
Governing Council said, “The long-standing partnerships
that Intel has with California’s great institutions of higher
learning and research made it logical to team up with them in
this new consortium, to establish a West Coast platform for exploratory
science feeding into industry research and development. It is
critical that we look farther out in such research to lay the
groundwork for continuing Moore’s Law, which is the foundation
for the robust growth of our industry and the key role it plays
in the economies of California and our nation. We appreciate the
universities dedicating their pre-eminent intellectual capital
and facilities to the effort, and the support of UC Discovery
in helping to address the funding required to maintain leadership
in semiconductor technology and manufacturing.”
On behalf of UC Discovery Grants, Susanne L. Huttner,
associate vice provost for research and the executive director
of the Industry-University Cooperative Research Program at the
University of California, said, “The Western Institute for
Nanotechnology takes California another big step ahead of the
competition in other states. The joint investment we are making
with companies doing research and development in California and
the Nanoelectronics Research Corp. is positioning the state for
world leadership in emerging markets for nanoscale materials and
devices.”
###
|